Bojan B. Jovanović

teaching assistant

mail This email address is being protected from spambots. You need JavaScript enabled to view it.
tel 381 (18) 529-601
bojan jovanovic

Academic career

  • Elected teaching assistant in 2011 at the Faculty of Electrical Engineering in Niš, in the field of Electronics
  • PhD degree received in 2013 at the Faculty of Electrical Engineering in Niš, in the field of Electronics
  • Master degree received in
  • Bachelor degree received in 2006 at the Faculty of Electrical Engineering in Niš, in the field of Electronics

References

  • B. Jovanović, R. Jevtić, C. Carreras: Triple-bit method for power estimation of nonlinear digital circuits in FPGAs, Electronics Letters, Vol. 46, Issue 13, pp. 903-905, June, 2010.
  • B. Jovanović, M. Jevtić: Methods for Power Minimization in Modern VLSI Circuits, Int. J. Reasoning-based Intelligent Systems, Vol. 4, Nos. 1/2, pp. 46-57, Apr. 2012.
  • B. Jovanović, M. Jevtić: Optimization of the binary adder architectures implemented in ASICs and FPGAs, Advances in Intelligent Systems and Computing, V. Balas (Ed.), Springer-Verlag, Vol. 195, pp. 295-308, 2013.
  • N. Stamenković, B. Jovanović: Reverse Conversion Design for the 4-Moduli Set {2n-1,2n,2n+1, 22n+1-1}, Facta Universitatis, Ser. Elec. and Energ., Vol. 24, No. 1, pp. 89-103, Apr. 2011.
  • B. Jovanović, M. Jevtić: FPGA implementation of a hybrid on-line process monitoring in PC based Real-Time systems, Serbian Journal of Electrical Engineering (SJEE), Vol. 8, No. 1, pp. 37-51, June 2011.
  • R. Jevtić, B. Jovanović, C. Carreras: Power estimation of dividers implemented in FPGAs, GLS VLSI 2011, Lausanne, Switzerland, May 2-5, 2011., pp. 313-318
  • B. Jovanovic, R. M. Brum, L. Torres, " Evaluation of hybrid MRAM/CMOS cells for “normally-off and instant-on” computing," Analog Integrated Circuits and Signal Processing, vol. PP, no. 99, p. 1 doi: http://dx.doi.org/10.1007/s10470-014-0427-5 (IF=0.401 (2013), M23)
  • B. Jovanovic, R. M. Brum, L. Torres, " Comparative Analysis of MTJ/CMOS Hybrid Cells based on TAS and In-plane STT Magnetic Tunnel Junctions," IEEE Transactions on Magnetics, vol. PP, no. 99, p. 1 doi: http://dx.doi.org/10.1109/TMAG.2014.2347009 (IF=1.422 (2012), M22)
  • B. Jovanovic, R. M. Brum, L. Torres, "A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design," Journal of Applied Physics, vol. 115, no. 13, p. 134316 doi: http://dx.doi.org/10.1063/1.4870599 (IF=2.21 (2012), M21)
  • B. Jovanovic, R. Jevtic and C. Carreras, “Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits,” IEEE Transactions on Industrial Informatics, vol. 10, no1. pp. 393-398, Feb. 2014. ISSN: 1551-3203 doi:10.1109/TII.2013.2261080 (IF=8.785 (2013), M21)

Activities

  • Total number of papers in journals with IMPACT factor: 5
  • Current involvement in projects: National: 2; International:
  • Other relevant information:

Contacts us

Address: Aleksandra Medvedeva 14, 18106 Niš

Phone: +381 (18) 529-105

Fax: +381 (18) 588-399

e-mail: This email address is being protected from spambots. You need JavaScript enabled to view it.

PIB: 100232259

Account number: 840-1721666-89